|
|
TSMC Layer Map
TSMC35_SIL and TSMC35_P2
These are the layer maps for the TSMC 0.35 micron 4 metal, 1 poly
(silicided, TSMC35_SIL), and the TSMC 0.35 micron 4 metal, 2 poly
(polycided TSMC35_P2) TSMC vendor design rules only. For designs that
are laid out using other design rules (or
technology
codes), use the standard layer mapping conventions of that design
rule set. For submissions in GDS format, the datatype is "0" (zero)
unless specified in the map below.
The two TSMC35_P2 technology codes differ ONLY in their layer
maps. The old one is the original layer map released by TSMC for the
double poly process. As noted by the shaded boxes below, it is in
conflict with all other TSMC layer maps, and TSMC has released a
new layer map for this process that is consistent with all their other
layer maps.
MOSIS will accept layout in either map, but you need to tell us which
one you are using in your technology code, either TSMC35_P2_NEW or
TSMC35_P2_OLD.
MOSIS will take the old technology code of TSMC35_P2 to mean
TSMC35_P2_OLD. MOSIS can NOT attempt to guess which layer map
your layout is using.
|
Layer
|
TSMC35_SIL
|
TSMC35_P2_NEW
|
TSMC35_P2_OLD
|
Notes
|
|
GDS
|
CIF
|
GDS
|
CIF
|
GDS
|
CIF
|
|
N_WELL
|
2
|
T02
|
2
|
T02
|
2
|
T02
|
|
|
THIN_OXIDE (OD)
|
3, 11, 12
|
T03, T11, T12
|
3, 11, 12
|
T03, T11, T12
|
11
|
T11
|
|
|
THICK_OXIDE (OD2)
|
4
|
T04
|
4
|
T04
|
23
|
T23
|
Optional
|
|
POLY
|
13
|
T13
|
13
|
T13
|
13
|
T13
|
|
|
POLY2
|
n/a
|
n/a
|
14
|
T14
|
14
|
T14
|
Optional
|
|
RPO (SILICIDE_BLOCK)
|
34
|
T34
|
n/a
|
n/a
|
n/a
|
n/a
|
Optional
|
|
NLDD_3V (3VN)
|
5
|
T05
|
5
|
T05
|
6
|
T06
|
Derived from NP, OD2, N_Well when NLDD_3V (3VN) is completely absent
from layout. See Note #1
|
NLDD_5V (5VN)
|
6
|
T06
|
6
|
T06
|
34
|
T34
|
Derived from NP, OD2, N_Well when NLDD_5V (5VN) is completely absent
from layout. See Note #1
|
|
P_PLUS_SELECT (PP)
|
7
|
T07
|
7
|
T07
|
7
|
T07
|
|
|
N_PLUS_SELECT (NP)
|
8
|
T08
|
8
|
T08
|
8
|
T08
|
|
|
ESD_5V
|
36
|
T36
|
36
|
T36
|
30
|
T30
|
Optional
|
|
CONTACT
|
15
|
T15
|
15
|
T15
|
15
|
T15
|
|
|
METAL1
|
16
|
T16
|
16
|
T16
|
16
|
T16
|
|
|
VIA1
|
17
|
T17
|
17
|
T17
|
17
|
T17
|
|
|
METAL2
|
18
|
T18
|
18
|
T18
|
18
|
T18
|
|
|
VIA2
|
27
|
T27
|
27
|
T27
|
27
|
T27
|
|
|
METAL3
|
28
|
T28
|
28
|
T28
|
28
|
T28
|
|
|
VIA3
|
29
|
T29
|
29
|
T29
|
29
|
T29
|
|
|
METAL4
|
31
|
T31
|
31
|
T31
|
31
|
T31
|
|
|
GLASS
|
19
|
T19
|
19
|
T19
|
19
|
T19
|
|
|
Layer
|
GDS
|
CIF
|
GDS
|
CIF
|
GDS
|
CIF
|
Notes
|
|
TSMC35_SIL
|
TSMC35_P2_NEW
|
TSMC35_P2_OLD
|
|
Note #1:
If this layer is present anywhere in the submitted design or anywhere
in the design after instantiation, then MOSIS will not derive it. If
this layer is not in the submitted design or anywhere in the design
after instantiation, then MOSIS will derive that layer from the listed
layers. MOSIS does not create a layer partially from a layer drawn by
the customer and partially derived from other layers.
Related Links
Fabrication Schedule
Customer Support
MOSIS Products
|
|
|
